Principal Chip Verification Engineer

Overview

Join to apply for the Principal Chip Verification Engineer role at Infineon Technologies .

Responsibilities

• Execute SoC verification tasks and work closely with team members to review and understand the relevant functional and safety-related requirements.
• Write verification plans to meet these requirements after close alignment with other verification teams for proper work split according to mutually acceptable verification assignment.
• Execute the verification plan by developing C / C++ test cases and System Verilog / UVM test bench components and by integrating 3rd party VIP components.
• Simulate and debug at RTL, Unit Delay, and Gate Level using appropriate tools and flows including Emulator, Portable Stimulus, or Formal methodologies for functional and toggle coverage closure.
• For a more senior role, you will also lead a team technically through exploring new environments and identifying potential enhancement areas through new methodology.
• Identify and set mid / long term goals based on benchmarking against industry standards.

Profile / Qualifications

Contact

Gowri Shenoy

, LinkedIn

We are on a journey to create the best Infineon for everyone. Infineon embraces diversity and inclusion and offers equal opportunities to all applicants and employees. Please let your recruiter know if you need any accommodations during the interview process.

Employment details

#J-18808-Ljbffr