Join to apply for the Principal Design Engineer role at Jabil
2 months ago Be among the first 25 applicants
Join to apply for the Principal Design Engineer role at Jabil
Get AI-powered advice on this job and more exclusive features.
This Principal Design Engineer will involve simulating and analyzing the signal integrity and power integrity of optical transceivers using various simulation tools. The Principal Design Engineer would be responsible for verifying the transceiver's performance, identifying potential problems, and developing solutions. The Principal Design Engineer would also work closely with other engineers to ensure that the transceiver meets all requirements.
Essential Duties and Responsibilities :
Job Qualifications and Knowledge Requirements :
Education and Experience Requirements :
BE AWARE OF FRAUD : When applying for a job at Jabil you will be contacted via correspondence through our official job portal with a jabil.com e-mail address; direct phone call from a member of the Jabil team; or direct e-mail with a jabil.com e-mail address. Jabil does not request payments for interviews or at any other point during the hiring process. Jabil will not ask for your personal identifying information such as a social security number, birth certificate, financial institution, driver’s license number or passport information over the phone or via e-mail. If you believe you are a victim of identity theft, contact your local police department. Any scam job listings should be reported to whatever website it was posted in.
Seniority level
Seniority level
Mid-Senior level
Employment type
Employment type
Full-time
Job function
Job function
Engineering and Information Technology
Industries
Appliances, Electrical, and Electronics Manufacturing
Referrals increase your chances of interviewing at Jabil by 2x
Get notified about new Principal Design Engineer jobs in Singapore, Singapore .
Principal Manufacturing Engineer, Hardware Engineering
Senior / Engineer, NAND Wafer Level CMOS Reliability & Design
Senior / Engineer, NAND Wafer Level CMOS Reliability & Design
Snr / Engineer, NAND Wafer Level CMOS Reliability & Design
Principal Engineer - Technology Development
Principal Analog Mixed-Signal Design Engineer
Principal Structural Engineer - Hull Outfittings Design (Marine)
Principal Engineer NAND Reliability & Design Process Conversion Engineer
Senior / Staff / Principal SoC RTL Design Engineer
We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
J-18808-Ljbffr
Design Engineer • Singapore, Pedra Branca, Singapore